Graph Transformation for Communication Minimization Using Retiming
نویسندگان
چکیده
Nested loops are normally the most time intensive tasks in computer algorithms. These loops often include multiple dependencies between arrays that impose communication constraints when used in multiprocessor systems. These dependencies may be between dependent arrays (loop dependencies), or between independent arrays (data dependencies). In this paper, reducing the communication caused by data and loop dependencies for perfect nested loops is explored. It is shown that for a given partition data dependencies may be treated as a specialized form of loop dependencies. Once this is done, previous results on scalable loop tiling can be used to calculate the final total communication. Next, the effects of changing the partition for both loop and data communication are examined. Using these results, the optimal partition for a number of cases are examined. Results are shown which illustrate the efficiency of the system as well as the savings achieved.
منابع مشابه
Retiming Level-Clocked Circuits for Latch Count Minimization
Retiming is a powerful transformation that can minimize the number of memory elements in a sequential circuit under clock period constraints. Recent research has led to the development of extremely fast algorithms for retiming edge-triggered circuits. However, level-clocked circuits have the potential to operate faster and require less memory elements than edgetriggered circuits. This paper add...
متن کاملSequential Logic Optimization with Implicit Retiming and Resynthesis
This paper introduces a new logic transformation that integrates retiming with algebraic and Boolean transformations at the technology-independent level. It ooers an additional degree of freedom in sequential network optimization resulting from implicit retiming across logic blocks and fanout stems. The application of this transformation to sequential network synthesis results in the optimizati...
متن کاملOn the formal derivation of a systolic array for recursive least squares estimation
A formal proof is presented for a recently presented systolic array for recursive least squares estimation by inverse updates. The derivation of this systolic array is highly non-trivial due to the presence of data contra-flow and feedback loops in the underlying signal flow graph. This would normally prohibit pipelined processing. However, it is shown that suitable delays may be introduced int...
متن کاملMin-Area Retiming on Dynamic Circuit Structures
In this paper we present two techniques for improving min-area retiming that combine the actual register minimization with combinational optimization. First, we discuss an on-the-fly retiming approach based on a sequential AND/INVERTER/REGISTER graph. With this method the circuit structure is sequentially compacted using a combination of register “dragging” and AND vertex hashing. Second, we pr...
متن کاملAutomata | a Theory Dedicated towards Formal Circuit Synthesis
This is a technical report about a theory named Automata. Automata is an arithmetic for synchronous circuits. It provides means for representing and transforming circuit descriptions at the RT level and gate level in a mathemtical manner. Automata has been implemented in the HOL theorem proving environment. Preproven theorems are designed for performing standard synthesis steps such as state en...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007